Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Correlated Double Sampling

Status
Not open for further replies.
H

hebu

Full Member level 4
Joined
Nov 15, 2004
Messages
194
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,816
If I have a SC circuit like attatchment, how do I insert correlated double samping
technique into this circuit?
Please recommend
 

Dear hebu,

This paper maybe useful for you.
1. Circuit techniques for resucing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, IEEEE, invited paper

Best regards,
 

Do I need to double the total cap area if I utilize the Correlated Double Sampling
technique? Is it a kind of trade-off to sacrifice chip area to obtain the performance?
 

wonbef said:
Correlated Double Sampling will sacrifice chip area.
Click to expand...
May I say it's double the overall size?
 

Why use CDS? You can increase the input transistor size.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top