Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design hign speed comparator(urgent)?

Status
Not open for further replies.
C

chmhero

Member level 1
Joined
Jul 2, 2004
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
263
regenerative comparator design

I want to design a 1GHz differential comparator ,convential comparator can not meet the speed requirement . any advice and refenrence welcome!!!
 

maybe you can try regenerative comparator with large current. but it also depend on your compared voltage difference.
 

    C

    chmhero

    Points: 2
    Helpful Answer Positive Rating
Hi,
Two important things need to be clarified before any suggestion...
1. Technology: CMOS or BiCMOS....with feature size and fT
2. Min. Resolution.

...
by the way you can go thru the followings to look for help...

1.

2.

3.



gd luck..
sankudey
 

    C

    chmhero

    Points: 2
    Helpful Answer Positive Rating
I have download the files mentioned above, thanks both mists and sankudey
,the goal process is 0.35um. any new problem will be post later.
 

I need a no clock high speed comparator that converter 1V peak-peak differetial data signal to rail to rail .
 

as u mentioned ur comp is static and not dynamic; simple gain stages with cross coupled load (not cross coupled driver / latch; which requires clock to be reset) may be helpful.
sankudey
 

use bipolar device maybe is good.
 

I had read some papers about CMOS latched comparators with the speed of 750MSPS in IEEE website,maybe you can search in it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top