Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Have any better solution to simulate INL....??

Status
Not open for further replies.
Z

zmhung

Newbie level 1
Joined
May 8, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Dear All,
How to simulate INL , DNL , SNR by Hspice . When I do Histogram analysis,it needs many cycle. If I design 12Bits ADC,it needs a lot of time to simulate . Have any better solution??
 

Understand the defination of DNL/INL then you can begin to simulate it. Do you know how to evaluate the DNL/INL of an actual ADC?
SNR is calculated after FFT analyse using Hspice.


zmhung said:
Dear All,
How to simulate INL , DNL , SNR by Hspice . When I do Histogram analysis,it needs many cycle. If I design 12Bits ADC,it needs a lot of time to simulate . Have any better solution??
Click to expand...
 

I think the histogram method is very efficient method for calculating the inl dnl ..
 

can somone put some light on how actually histogram testing is done i m a bt confused in understanding it???
 

engrvip said:
can somone put some light on how actually histogram testing is done i m a bt confused in understanding it???
Click to expand...

check out this topic , there is a document i have uploaded. it discusses histogram testing in detail.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top