Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all;
i want to design a system with 2 processor wich one of those is a protection of another.
please help me for architecture of DATA and ADDRESS bus.
multi procesor systems are used in in case if very important processes has to be controled. The result of both processors are then compared and "decided" which is correct.
Please give more detail what you want to do exactly.
The processor will be used in the controller board of a SDH STM-4 system.We want to design a redundant controller board which is hot stand-by. We have not complete information about such designs. we would be grateful if you provide us with some documents or whatever which could be useful in this regard.
Meanwhile, we have a problem with multi-slot (board) design, specifically about how to route address bus and data bus, and what architecture to use. (for example some designers use of master-slave configuration in their design (a controller in the main card and a slave controller in the other card)). We would be grateful if you give us some information, although little, about this, too.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
