Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

8051 CPU Core Bus Timing Model

Status
Not open for further replies.

bb12mpc

Newbie level 5
Joined
Mar 15, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,336
Dear all,

Is there any existing bus timing model to 8051 CPU Core (not the 8051 chip bus timing!!)? Such as, bus timing model for SFR bus, XDATA bus,... I am looking for a bus model such that I can develop a custom module that going to hook up to the internal bus, e.g. SFR bus, with 8051 core.

Thanks,
Mark
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top