Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to convert Xilinx verilog to Synopsys

Status
Not open for further replies.
M

mohdfaisal

Newbie level 6
Joined
Feb 22, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,363
How to convert Xilinx verilog source code to Synopsys source code and the testbench.:?:
 

Huh? A little more information on what you are trying to do would be helpful. Are you just trying to simulate with VCS? Do you mean you have verilog source code that uses Xilinx primitives and you want to synthesize with DC?

Please explain more.
 

Yes you are right. I am trying to simulate with VCS and trying to synthesize with DC. Can you help me?
 

Hmm, well you still haven't told me what you are trying to target. Are you trying to generate a Xilinx FPGA image file, or are you trying to target something else?

To simulate "Xilinx" code with VCS, use the following command line:

vcs -Mupdate -F srcfiles

where srcfiles is a file that has your verilog source files listed in it. An example srcfile:

your_testbench.v
../chip/your_source1.v
../chip/your_source2.v
c:/Xilinx_8.1/verilog/src/glbl.v
-y c:/xilinx/verilog/src/unisims

The 2nd to last line is required for the xilinx global reset function, and the last line is required so VCS finds all the xilinx primitives.

If you are trying to target something other than a xilinx device, you will need to code generic versions of all xilinx primitives that you are using in your design and use those for synthesis (i.e. iobuffers, blockrams, fifo16s, DCMs, etc.)

To find out what primitives are being used, delete the last line in srcfile and look at the error messages when you compile with VCS.
 
sbob said:
Hmm, well you still haven't told me what you are trying to target. Are you trying to generate a Xilinx FPGA image file, or are you trying to target something else?

To simulate "Xilinx" code with VCS, use the following command line:

vcs -Mupdate -F srcfiles

where srcfiles is a file that has your verilog source files listed in it. An example srcfile:

your_testbench.v
../chip/your_source1.v
../chip/your_source2.v
c:/Xilinx_8.1/verilog/src/glbl.v
-y c:/xilinx/verilog/src/unisims

The 2nd to last line is required for the xilinx global reset function, and the last line is required so VCS finds all the xilinx primitives.

If you are trying to target something other than a xilinx device, you will need to code generic versions of all xilinx primitives that you are using in your design and use those for synthesis (i.e. iobuffers, blockrams, fifo16s, DCMs, etc.)

To find out what primitives are being used, delete the last line in srcfile and look at the error messages when you compile with VCS.
Click to expand...

hi,I take a try like this:
vcs -Mupdate -F test12.v t.v e:/XILINX/ISE_DS/ISE/verilog/src/glbl.v -y e:/XILINX/ISE_DS/ISE/verilog/src/unisims

but,it reported "Source file e:/XILINX/ISE_DS/ISE/verilog/src/glbl.v" cannot be opened for reading."
note: the "e:/XILINX/ISE_DS/ISE/verilog/src/glbl.v" was located in windows
do you know the problem about this? i am a fisher.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top