12th February 2006, 14:20 #1
Newbie level 1
implement memory verilog
Provided a verilog code is available for a RAM , how to go about writing a BIST code for the RAM.
12th February 2006, 14:20
13th February 2006, 12:09 #2
Full Member level 4
how to implement ram in verilog
I know SRAM has some standard test algrithm . pls search google for this.
you can choose one to use.
and then implement it in RTL , do not forget to use a MUX to indicate a normal mode and a bist mode .
13th February 2006, 12:09
13th February 2006, 15:08 #3
Full Member level 6
sram bist verilog
you have two ways :
1. using membist from mentor to do it , this tool is easy to use
2. find ip on opencore site.
13th February 2006, 15:08
14th February 2006, 07:52 #4
Full Member level 1
sram bist verilog code
Mentor Mbistarchitecture is powerful tools to give memory bist logic in RTL format. It is readable.
You can design memory BIST circuit by a LFSR and PREG, It is two FSM. You can see any DFT book.
And you can refer synopsys DW_rambist about the memory bist arch.
For test algorithm and fault model, please search in IEEE or google. There are lots paper to say that.
Or you can see the book
Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal Vlsi Circuits
by Michael J Bushnell, Vishwani D Agrawal
Member level 3
bist ram verilog
i hope BIST is generated using the tool you need not do manually
just go through the process guide of mbistarchitect
Originally Posted by writetoknitin
1st August 2007, 06:08 #6
Member level 3
sram tester verilog
1)the bist controller is generated by giving the memeory model as an input to the mbistarchitect tool
2)it generates bist controller,bist connection and testbench fiels.
3)now simulate this 3 files and the memory if test passes then its good if it fails just debug it.