+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Newbie level 1
    Points: 1,230, Level: 7

    Join Date
    Feb 2006
    Posts
    1
    Helped
    0 / 0
    Points
    1,230
    Level
    7

    implement memory verilog

    Provided a verilog code is available for a RAM , how to go about writing a BIST code for the RAM.

    •   Alt12th February 2006, 14:20

      advertising

        
       

  2. #2
    Full Member level 4
    Points: 2,411, Level: 11

    Join Date
    Nov 2004
    Posts
    198
    Helped
    13 / 13
    Points
    2,411
    Level
    11

    how to implement ram in verilog

    I know SRAM has some standard test algrithm . pls search google for this.
    you can choose one to use.
    and then implement it in RTL , do not forget to use a MUX to indicate a normal mode and a bist mode .



    •   Alt13th February 2006, 12:09

      advertising

        
       

  3. #3
    Full Member level 6
    Points: 3,033, Level: 12

    Join Date
    Jul 2002
    Posts
    337
    Helped
    7 / 7
    Points
    3,033
    Level
    12

    sram bist verilog

    hi,
    you have two ways :
    1. using membist from mentor to do it , this tool is easy to use
    2. find ip on opencore site.



    •   Alt13th February 2006, 15:08

      advertising

        
       

  4. #4
    Full Member level 1
    Points: 3,556, Level: 14

    Join Date
    Jul 2002
    Location
    China
    Posts
    102
    Helped
    7 / 7
    Points
    3,556
    Level
    14

    sram bist verilog code

    Mentor Mbistarchitecture is powerful tools to give memory bist logic in RTL format. It is readable.
    You can design memory BIST circuit by a LFSR and PREG, It is two FSM. You can see any DFT book.
    And you can refer synopsys DW_rambist about the memory bist arch.

    For test algorithm and fault model, please search in IEEE or google. There are lots paper to say that.

    Or you can see the book
    Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal Vlsi Circuits
    by Michael J Bushnell, Vishwani D Agrawal
    EDA FAN



  5. #5
    Member level 3
    Points: 1,337, Level: 8

    Join Date
    Sep 2006
    Posts
    62
    Helped
    4 / 4
    Points
    1,337
    Level
    8

    bist ram verilog

    i hope BIST is generated using the tool you need not do manually

    just go through the process guide of mbistarchitect


    Quote Originally Posted by writetoknitin
    Provided a verilog code is available for a RAM , how to go about writing a BIST code for the RAM.



  6. #6
    Member level 3
    Points: 1,337, Level: 8

    Join Date
    Sep 2006
    Posts
    62
    Helped
    4 / 4
    Points
    1,337
    Level
    8

    sram tester verilog

    1)the bist controller is generated by giving the memeory model as an input to the mbistarchitect tool
    2)it generates bist controller,bist connection and testbench fiels.
    3)now simulate this 3 files and the memory if test passes then its good if it fails just debug it.



+ Post New Thread
Please login