Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

W/L ratio and reason for weak pull-up transistor in CMOS SRAM design

Status
Not open for further replies.
W

weng

Member level 1
Joined
Jan 13, 2006
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,576
Hi,

I face some problems in designing a full CMOS SRAM cell:

1. The choose of W/L ratio
The W/L of the back-to-back inverters should be the same? I saw this in somewhere. I was confuse by that because in a latch, the forward inverter should be stronger than the feedback inverter...
The Wordline transistor should have smaller W/L compare to back-to-back inverter?
How bout the Bitline transistor?

2. Why there is a need of weak pull-up transistor?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top