Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Flip chip design layout Issue

Status
Not open for further replies.
N

neoflash

Advanced Member level 1
Joined
Jul 2, 2005
Messages
492
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,298
Activity points
4,759
flip chip design

Flip-chip package era comes, our floorplan of chip layout looks full of bumps. Can we put active circuits under the bump?

Added after 19 seconds:

Or we just waste those chip area? Any reference doc welcomed, thanks!
 

Hi,

I thought it is always possible to put circuit under the bumps? The more complicated flip-chip has the pad driver inside the core also. In this case, it is obvious that the area is taken up by the pad and not core logic or macro can be placed there.

Regards,
Eng Han
www.eda-utilities.com
 

That may depends on what kind of circuitry you have. Usually you want to put circuitry sensitive to alpha particles far away from bumps, such as memory cells and flip-flop to reduce your soft-error rates.
 

    N

    neoflash

    Points: 2
    Helpful Answer Positive Rating
bg21359 said:
That may depends on what kind of circuitry you have. Usually you want to put circuitry sensitive to alpha particles far away from bumps, such as memory cells and flip-flop to reduce your soft-error rates.
Click to expand...

thanks for pointing out alpha particle effect, how about stress effect due to bump solder?
 

stress effect due to bump: No clue... I don't think this can affect your transistor since bump is far away from your transistor. The stress may affect how you choose your top level interconnect and dielectric materials.[/quote]
 

if I put analog circuit under the bump, the stress on silicon might incur modeling of their behavior incorrect, is it a problem for flip-chip?
 

It depends on your process. A special top metal layer is needed.
 

plz help me in knowing about flip chip & what is ment by bumps..?

Thanx in advance
 

YESH_23 said:
plz help me in knowing about flip chip & what is ment by bumps..?

Thanx in advance
Click to expand...

flip chip is a kind of novel package having good performence in high speed.
Bump is the metal link between chip and package substrate.
 

YESH_23 said:
plz help me in knowing about flip chip & what is ment by bumps..?

Thanx in advance
Click to expand...
This image shows the difference between wire bond and solder bump packagings. In the later case one says it's a flip chip: the chip is up side down.
**broken link removed**
 

    N

    neoflash

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top