Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help - sdf anottation using vcs

Status
Not open for further replies.
C

chandhramohan

Member level 2
Joined
Mar 24, 2005
Messages
50
Helped
10
Reputation
20
Reaction score
4
Trophy points
1,288
Activity points
1,644
sdf_annotate vcs

Hi ,
Need help on sdf annotation using vcs for gate level timing simulation .Is there any vcs userdefined task that will take the sdf file for the specified design top level.
Thanks for the help.

regards
mohan
 

$sdf_annotate func

chandhramohan said:
Hi ,
Need help on sdf annotation using vcs for gate level timing simulation .Is there any vcs userdefined task that will take the sdf file for the specified design top level.
Thanks for the help.

regards
mohan
Click to expand...
Mohan,
Did you try the standard $sdf_annotate stuff? Look for it in Google - or best in VCS manual. If you have specific issue, perhaps some one can help.

HTH
Ajeetha
www.noveldv.com
 

vcs sdf_annotate log file format

Hi Aji ,
Is this ($sdf_annotate ) a standard task or specific to ncverilog / Verilog XL .

Thanks
Mohan
 

$sdf_annotate in vcs

$sdf_annotate is a standard function of verilog. all verilog simulator can use it. include nc(xl), vcs & modelsim etc.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top