Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pattern Density Dummy

Status
Not open for further replies.
C

ccw27

Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
Hi,

What is the general rule to fill in the dummy to pass the pattern density requirement? For places where there are AC signals I generally don't put any dummy pattern in 10um distance whereas for DC signals I don't take such precaution. Is this a good rule?

Thanks :)
 

What you mean by general rul? izzit writing rules in runsets like (EV, SVRF) ?? Or you talking about methodologies of how to scan the density and the design rules.. but this is confidential right?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top