Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can pll be used as clock generator?

Status
Not open for further replies.
U

us1710

Junior Member level 3
Joined
Aug 3, 2005
Messages
27
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,519
pll as clock generator

i read many article regarding pll . i found that there are many papers written on pll as a frequency synthesizer.
my question is that can we use pll as a clock generator to generate a fixed high frequency provided a reference freuency? why use of pll as a frequency synthesizer is stressed?
 

Re: pll as clock generator

U can use the PLL as a frequency synthesizer or as a fixed clock generator, it will depend on the the divider and ur application.
 

pll as clock generator

A clock is a frequency. So the answer to your question is "As long as the frequency output matches the input requirements of your clocked device you're okay"

Stability might be an issue in a PLL based clock generator because some devices require a very regular low jitter highly reliable clock, while others are more able to work from clocks that work at highly variable frequency. This is most important in analog sampling where the variation in the timeing of the samples themselves can ruin the applications ability to perform, this is why crystals are still used on almost every electronic device that exists that needs a good clock, and that's fair to say, every device.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top