Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When inserting the clock tree in SE,there are some values about the clock ,for example max skew , transition time.
who does know the effect of the values?
Max skew means the difference between the clock arrive the cloest and furthest register.
transition time: decided by the drive capacitance of the cell.
Both them can impact the performance of the chip such as the highest working frequency
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
