Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is Contamination delay in digital circuits?

Status
Not open for further replies.
V

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
contamination delay

All of are familiar with Propogation delay in digital circuits. But what is contamination delay and how does it occur? Any insights?

Does contamination delay also play a part in the total delay of the circuit?
 

what is contamination

the contamination delay is the minimum amount of time starting from when the input to a logic gate becomes stable and valid to the time that the output of that logic gate begins to change. The sum of contamination delay and the amount of time it takes for the output of the logic gate to become stable and valid is the propagation delay
When designing circuits, it is often desirable to increase the contamination delay to approach the propagation delay as much as possible, while not increasing the latter (for example by ensuring that all possible paths are equal length). Doing so ensures that the previous valid data is stable in the output for a longer time, while not delaying the propagation of the new valid data even more.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top