Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is total neg slack?

Status
Not open for further replies.
Hi,

In DC, Total Negative Slack (TNS) is the total of all of your violations (negative value).

In ur TNS, there is Worst Negative Slack. Meaning, ur worst (or big) violation.

FYI, Design Compiler optimizes based on worst negative slack only, not on total negative slack.

Pls correct me if I'm wrong.

rgds,
 

DC optimisation is based on a Design Cost function which also uses WNS as one parameter.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top