Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Graphical procedure to establish the quiescent point

Status
Not open for further replies.
A

ajinkyakulkarni87

Newbie level 1
Joined
Oct 26, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Where I can find the articals related to following title?
Please tell me the answer of this question or tell me the website to
get the answer related to following.....


"Suggest a Graphical procedure to establish the quiescent point(Q-point) for
JFET with Voltage Divider Bias" (6 Marks)


Thank you,
Ajinkya Kulkarni
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top