Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timestep errors when designing PLL in ADS

Status
Not open for further replies.
D

d13

Newbie level 4
Joined
Oct 8, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,315
hi
i am currentlu doing a pll design in ads. I have done the same design in Microwave office and it worked. but the design in ads is giving some timestep errors. pls help.
 

Re: pll design in ads

if you r using the transient analysis in ads......change the time step to a lower value. it will work. i had the same problem.
 

    D

    d13

    Points: 2
    Helpful Answer Positive Rating
Re: pll design in ads

thanks....it improves the situation a little. thanks a lot
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top