Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMOS Scaling on power

Status
Not open for further replies.
S

Syukri

Full Member level 5
Joined
Aug 9, 2005
Messages
249
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
Malaysia
Activity points
3,954
cmos scaling theory

I've drawn a layout of differential Amp. using 018µ tech and 012µ foundry. The scaled factors S= 1.5 and U=1.667 in comparison of both the tech above.

By using General Scaling

P=1/U²

using 0.18µ power as referrence..

When i run simulation for 012 the error is almost 50 percent( P is calculated using above eqn )

Any idea why this happen and what should i do?

What is the right method to analyse and Analog cct?
 

I don't know exactly you want to know.
But in general, when the design scales from other process, lots of parameter should be consider. Such as Vt, gate capacitance, not only the voltage and length.
 

Yes I know..but according to the derivation using the equation only..all of it can be simplifie according to the relation to the scaling factors..

Well thanks for your answers..I think you suggest me to make it from strart.
 

for analog circuit, scaling theory is not fit.
Ever more, it need big device and large current in order to get the same performance for small process
 

    S

    Syukri

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top