Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In MOS, glitch will be there. To reduce, you can go for timing analysis of the switches those are controlling the current to the out put (as current steering). If two switches are off at a time and then one is turned on, the amount of glitch will be greater. You can reduce this by timing analysis.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
