Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yes in FPGA you could, but you should take care of ruoting delays by using time constraints on route.
In general it is hard to accomplish a precise route delay for large fanout signals like clocks, yet a relative route is very possible to do with both route delay constraint and placement constraint, this is only possible when you have a small fanout otherwise it is quite hard to accomplish a precise delay
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
