Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why do we need frequency synthesizers?

Status
Not open for further replies.

arbalez

Member level 5
Joined
Jan 22, 2005
Messages
82
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
734
why we need frequency synthesizer?

hi all,

i have one question.

why do we need frequency synthesizers since we can just divide the frequency using basic circuit such as divide-by-n logic circuit? why do we need pll circuit to design frequency synthesizers?
 

why do we need pll

These 2 docs are good for basic -
**broken link removed**
**broken link removed**
 

what does a frequency synthesizer do

How would you use "basic circuits" to convert 10 MHz to 9.2 MHz? Or to 8.35 GHz? You can do them with a PLL.

Those are good docs. Do read them!
 

why do we need a prescaler in a pll

we need FS to create spurious free harmonic
 

frequency synthesizer logical questions

i think it very different for harmonic analyse.
 

why do we need a pll

How do i define the loop bandwidth for a PLL ? Is there a standard way of doing that ?

Lets say i have to design a PLL whose tuning range is 6GHz, and the reference frequency is 100MHz.

What factors does loop bandwidth depend upon? The loop bandwidth is needed to further design the components of the filter, but how to decide a reasonable value of the loop bandwidth ?

PLL gurus...show ur expertise....
 

design frequency synthesizer

We use frequency synthesizer to generate different clock signals with different frequencies and all are referenced to a stable (reference) oscialltor, which is almost a crystal.
From its name "Phase Locked Loops", i.e. when the loop locks the phase error between the output signal and the reference oscillator is constant or equal to zero, if Type I or Type II PLL respectively.

Added after 8 minutes:

haadi20 said:
How do i define the loop bandwidth for a PLL ? Is there a standard way of doing that ?

Lets say i have to design a PLL whose tuning range is 6GHz, and the reference frequency is 100MHz.

What factors does loop bandwidth depend upon? The loop bandwidth is needed to further design the components of the filter, but how to decide a reasonable value of the loop bandwidth ?

PLL gurus...show ur expertise....

The loop bandwidth define many specs of the PLL, like the phase margin and the settling time and the phse noise levels and the spurs attenuation. So according to the application, which u r targeting, these specs is defined with the application standards.

For more information about the loop bandwidth and how to calculate it, try to read Nationa application note AN1001
 

uses of frequency synthesizer

Hello arbalez;
I think that we need frequency synthesizers and PLL circuits because of their precise and probably stable output frequency. This aspect is accessed by using feedback.
 

which synthesizer do i need

in the pll structure the phase noise from the VCO is greatly surpressed by the loop filter. The output frequency purity is greatly enhanced. Think of any open loop system and device parameter variation will cause big jitters in your frquency output.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top