Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

3rd harmonic in adc simulate

Status
Not open for further replies.

tuza2000

Full Member level 2
Joined
Nov 12, 2004
Messages
141
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,077
when i simulate the flash adc use ideal resistor,
the 3rd harmonic is -43dB
but when i change it to tsmc 0.18 rnploy resistor,the 3rd harmonic turn to -36dB
how and why?

what should i do to optimize it ?
 

hi
if there is non linear effect in resistor model. harmonic amplitude can change.
optimization?
do you want to optimize circuit ?
you can use optimization method that exist in ads.
 

    tuza2000

    Points: 2
    Helpful Answer Positive Rating
i want to know how can i do to reduce the 3rd harmonic

what's the optimization method exist in ads?
 

hi
ads and APLAC have many optimization algorithm such as genetic algorithm, simulated annealing, down hill simplex, DERIVATIVE method and ...
you can use hspice and matlab to optimize your circuit.
 

I suggest you check the model file provided by TSMC: the actual resistor model may include voltage coefficients to model non-linear characteristic of poly resistor. It may also include the parasitic capacitance in the resistor model, which will affect your resistor string settling and shown as 3rd-order distortions. I don't think there is any 'optimization method' provided by EDA tools which can reduce this HD3 -- it is just too good to be true :) On the other side, solving this linearity problems certainly demonstrates the value of a good analog design engineer.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top