Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reading SPEF in primetime

Status
Not open for further replies.
D

dcreddy1980

Full Member level 5
Joined
Dec 3, 2004
Messages
241
Helped
46
Reputation
92
Reaction score
21
Trophy points
1,298
Location
Munich, Germany
Activity points
1,532
primetime & spef

I have SPEF and verilog gatelevel netlist after the place and route...is it a good idea to do STA with these two files...or we should perform STA with verilog and SDF files only.....???

ex :

read_verilog test.v
read_parasitics -keep_capacitive_coupling test.spf
 

primetime spef

SPEF and verilog gatelevel netlist
 

primetime read spef

set_load file usually should be read
 

spef primetime

generally, when reading SPEF, the STA tool does an internal RC extraction before processing with timing calculation. In certain instances, some clock transitions may be modelled ideal if the clocks are defined on output pins(see solvnet). Reading SDF is more straight forward and it corresponds well to timing simulations.
 

prime time spef

sdf is the outcome of calculating the RC,but SPEF is the data of RC.
 

primetime read_parasitics -path

SPEF has parasitic information. only capacitance and resistance values are annotated on the nets when you use spef and the cell delay come from library and calculted based on loading of each cell. With SDF all net delays are annotated as if they are absolte values as calculated and included in SDF file. In short SPEF is more accurate that SDF.
 

primetime spdb spef read

yes, I agree rakko. SPEF is more accurate than SDF.
sdf is more optimistic.
 

read spef file in primetime

You should do STA with SPEF only.SDF is optimistic where as SPEF will give you the accurate analysis
 

reading spef file

use read_verilog to read your verilog netlist
use read_parasitic to read your spef file.
SDF can be generated in PT
 

reading sdf

sdf file generated by PT have less accuracy.
signal storm can read spef file to generate more accurate sdf.
signal storm's ability to calculate delay is more powerful than PT.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top