Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think the full term is "re-synthesizing". It means when you are not satisfied with the synthesis results, you can "re-synthesize" your design trying different attributes and implementation constraints available in synthesis tool like using available blocks, FSM encoding etc. You can also play with your design and re-synthesize it to check whether you get efficient implementation. Plz let me know if "re-syn" is something different.
i wud like to stick on with Sparc's suggestion.
Re-synthesising will b performed, when u feel ur synthesis were initially not giving good results.
at this pt, u might have to put a tighter constraints and change the options available with synthesis tools
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
