Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to calculate setup time and hold time if the delay of flipflop is known?

Status
Not open for further replies.
S

shankar

Junior Member level 1
Joined
Jun 22, 2005
Messages
19
Helped
2
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,451
how can we calculate setup time and hold time if delay of flipflop is known?
 

digital

We can not calculate setup and hold time if we only know the delay time
 

Re: digital

hi, shankar
you have to know net delay and cell delay in the path so that you can check setup/hold time.
 

Re: digital

The setup and hold time is the requirement to DFF's

input relative to the clock input,

The delay of a DFF is irrespective.

best regards




shankar said:
how can we calculate setup time and hold time if delay of flipflop is known?
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top