Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
most popular is the algorithmic level of achieving low power.
there are some methods like
clock gating
signal gating
reduting switching activity - transistor sizing, progressive transistor sizing, input reordering, time multiplexing resources and logic restructing.
adiabatic computing - reduce the voltage swings
dynamic voltage scaling - reduce the threshold voltageuse of low power busses - low sing busses..
reducing the voltage swing can help us reduce the power consumed.
these are a few ways to achieve low power of operation.
Some of the techniques used in low-power design are:
1. Clock gating
2. Operand Isolation
3. Use of multi-Vth libraries
4. Use of different (low and high) voltage (and frequency) domains
5. Use of several memory banks in order to reduce memory power dissipation
These techniques are applied in diffrent levels of design abstraction (Architectural, RTL, Gate-level). Actually a detailed analysis of design structure and specifications is required in order to choose the right combination of techniques.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
