Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design of opamp with settling time spec

Status
Not open for further replies.

avinash

Full Member level 3
Joined
Jul 24, 2004
Messages
160
Helped
10
Reputation
20
Reaction score
3
Trophy points
1,298
Activity points
1,527
how to start design of an opamp if settling time spec is given inspite of slew rate.
because as for two stage or folded cascode opamp we start designing with slew rate and compensation/load capacitance to select the tail current.

since the settling time is total time of slewing and linear settling we cannot write
SR=(vdd+vss)/ts
ts---settling time

so how to use the spec of settling time in design of an opamp.

moreover if settling time spec is 1ns,which opamp stucture should be chosen.

thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top