Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to pipeline Loop Logic?

Status
Not open for further replies.
D

davyzhu

Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
loop logic

Hi all,

It's intuitive to pipeline a feed-forward combinational logic. But how to pipeline the Loop without changing the timing?

For example, when I insert a reg to feed-forward logic, shall I delete a reg in feedback logic at the same time?

And if the datapath logic is a iteration one(Logic A -> Logic B -> Logic A -> Logic B ...)? How to do pipeline?

Any suggestions will be appreciated!

Best regards,
Davy
 

Is your logic DSP alogorithm related? If it is (for example,IIR filter) ,use clustered look-ahead , scattered look ahead method to translate the prototype algorithm to architecture.
Generally, loop logic is not easilly pipelined.
 

I don't think inserting reg in loop without changing timing can be achieve, unless you use new algorithms.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top