---
+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Member level 3
    Points: 1,705, Level: 9

    Join Date
    Dec 2004
    Posts
    58
    Helped
    2 / 2
    Points
    1,705
    Level
    9

    verilog z

    is it illegal to use 'z' value in expression, in synthesis point of view?
    and in any form inside a clocked always block?

    •   Alt7th June 2005, 16:45

      advertising

        
       

  2. #2
    Full Member level 3
    Points: 2,648, Level: 11
    semiconductorman's Avatar
    Join Date
    Dec 2004
    Posts
    156
    Helped
    23 / 23
    Points
    2,648
    Level
    11

    z in verilog

    Not entirely true ... U can synthesise 'casez ' to produce a priority mux structure . Z indicates undriven state so don't make any calculations based on these ..



    •   Alt8th June 2005, 09:29

      advertising

        
       

  3. #3
    Banned
    Points: 1,995, Level: 10

    Join Date
    Feb 2005
    Location
    INDIA
    Posts
    97
    Helped
    6 / 6
    Points
    1,995
    Level
    10

    verilog z value

    if u have a Z state in mux it will not work.....



    •   Alt8th June 2005, 12:18

      advertising

        
       

  4. #4
    Full Member level 6
    Points: 2,793, Level: 12

    Join Date
    Jun 2005
    Posts
    373
    Helped
    6 / 6
    Points
    2,793
    Level
    12

    z verilog

    Z should not be used in internal logic,

    because internal tri state gate can increase chip's power consumption and

    increase difficulty to DFT. Z only can be used on top IO ports.





    Quote Originally Posted by Prasanna Kumar
    is it illegal to use 'z' value in expression, in synthesis point of view?
    and in any form inside a clocked always block?



  5. #5
    Advanced Member level 4
    Points: 16,834, Level: 31

    Join Date
    May 2001
    Posts
    1,000
    Helped
    21 / 21
    Points
    16,834
    Level
    31

    verillog equating z

    Hi

    What about U (Un-initialized) value of VHDL when converting to verilog.

    I have some troubles with VHDL files with 'U' when converting to Verilog.

    Does someone have a solution?

    tnx



+ Post New Thread
Please login