Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
in any asic u need to to route ur clock according to your clock tree network.so when the master clock signal passes through wires,then naturally is will be obtained at the output with a finite delay.what matters is not the absolute skew.if u can make the clock delayed by the same amount,it makes it easier for you to develop system timing.usually some kind of clock network which balances the delay paths to all the blocks which are almost at the same wire length away from the master is used.ed:h-clock tree network.
spatial variation in the arrival time of the clock pulse thru the circuitry is called clock skew. Skew can be avoided by having buffers which can amplify the signals. skew cannot be totally avoided bvut can only be minimized.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
