Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
before CTS, it is assumed the clock is ideal and reaches every single flip flop at the exact same time. In reality, after the CTS, there are small differences between clock arrival time at the nodes of the tree. Sometimes the difference helps you, sometimes it hurts you. Think of it as a timing window that stretches according to the clock arrival time at launch flop and arrival at destination flop.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
