Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about phase noise simulation using cadence and ADS EM simulation.

Status
Not open for further replies.

jwonoh

Newbie level 5
Joined
Jul 31, 2019
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
98
Hi all~

I'm trying to simulate the phase noise of my VCO and I used EM simulator to extract port to port s-parameters (all ports including IND and MOS,,...) and applied the results to cadence schematics through nport in analogLib.

PSS/Pnoise results of phase noise in cadence was so bad and it shows difference of more than 10dBc/Hz compared to "only inductor is Em simulated version". Is this natural case?

Which one do I have to believe. wholly em simulated case? or case of only the inductor is simulated.
Or am I simulating the phase noise of VCO in incorrect method?

Thanks!
 

"Wholly EM Simulated" does not make sense at all..
You can make an EM Simulation for Inductor only then replace EMView into Schematic or Extracted view of the VCO.
But not whole circuit..
 

"Wholly EM Simulated" does not make sense at all..

Misunderstanding maybe? I know users who like to put a lot of layout into their EM models, not just individual inductors, which makes the model a multiport with many ports. But I have no idea how good Cadence convolution and noise simulation can handle that multiport. One possible issue: there might be some weak coupling (or DC path) in EM results from numerical errors, instead of DC isolation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top