Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Ring Oscillator Phase Margin Question

Status
Not open for further replies.
J

juanamalibiran

Newbie level 1
Joined
Sep 28, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hi. I am currently doing a design and performance analysis of a ring oscillator. And I am having problem with the phase margin. I did the stability analysis. And it says "Gain(dB)is always less than zero. The loop is always stable. No gain margin or phase margin." What does it mean?
 

At first, show us the circuit.
Secondly, tell us details about the stability analysis? What did you do?
What means "...it says..."? Who is it??
 

I guees you set wrong operation point for the stability analysis where the gain is negligible. Without more info hard to say correct answer...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top