Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Spartan 3 FPGA board programming question

Status
Not open for further replies.
D

david90

Advanced Member level 1
Joined
May 5, 2004
Messages
423
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Activity points
3,611
impact:2257

How do I program the board so that my program doesn't get erase when the power is pulled?
 

which prom should i choose with spartan

use xilinx prom and load ur program into that PROM. so even if ur board will power off, prom will again load the program in to ur fpga. whenever u want to modify ur code again modify it and load in to prom through jtag.
 

spartan 3 fpga board

i know but how do I load it into the prom?
 

programming xc3s200 bit format

Salam,

Xilinx Spartan3 Board has a prom XCF02 and this is the method to configure it.

- Start => All Programs => Xilinx ISE 6 => Accessories => iMPACT

2- Choose "Boundary scan mode"

3- Choose "Automatically connect to cable and identify boundary scan chain"

4- click finish

5- click right on "XCF02" icon and choose program

6- choose your configuration file (.bit)

7- uncheck "verify"

8- press ok

Bye
:)
 

spartan 3 an jumper settings

hi
but before downloading the bit file, shouldnt we convert the bit file to a PROM
format file (like .MCS)??
 

how to program mcs in fpga board

Salam,

Yes, if you are going to program the prom (XCF02s).
But if you want to configure the fpga (XC3s200) only , you will need the bit file only.

Bye
 

impact : 2257

I guess for Spartan 3 (XC3S200) you need use only XCFS01S.

while you can program the FPGA using .bit file directly. But thats non-volatile.
Cheers,
 

impact-2257

you have to set the statup clock :)
it must be set to CCLK

you'll find it under
generate programing file->properties->startup options->FPGA start up clock,
choose CCLK for booting from prom
and JTAG to boot over JTAG
 

fpga sparta 3 board

when i generate the mcs file from the .bit file to store it in a xilinx XCF02S prom, i get the following warning message,

Warning: Impact 2257 Startup clock has been changed to Cclk in the bitstream stored in memory, but the original bitstream file remains unchanged.

It may just be a simple warnign but I am a total newbie and would like to know what this means ?

And one more question

generate programing file->properties->startup options->FPGA start up clock,
choose CCLK for booting from prom
Click to expand...

and do we have to do this for all cases, ialso have a xilinx prom and goign to need to store the mcs file

[/quote]
 

fpga cclk

and don't forget to check the jumper settings in the reference manual.
 

xcf02 program

i realized both the questions i asked are teh same ! previously i had JTAG clock as the startup clock ....
 

program xcf02s in spartan 3

does the altium live design evaluation kit have a PROM?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top