Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Questions about CDR design

Status
Not open for further replies.
easytarget

easytarget

Member level 1
Joined
Apr 12, 2005
Messages
36
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Activity points
1,627
Questions on CDR

Hi,
I have to design a CDR and I have a few questions, I would appreciate your help.
1st one (simple): I'm thinking about using an LC VCO, so how can I plot the capacitance vs. vcontrol, you know like the image attached, using hspice or preferably cadence. Thanks.

Edit: oops, I don't know why I can't attach the image, but it's that curve that shows the depletion and then inversion region as the gate voltage increases in an nmos, you know it :)
 

Re: Questions on CDR

u can plot the capacitance , by using s parameter simulation or ac simaltiuon
just sweep the control voltage
and get the input impedance , the imaginary part is equal 1/(2*pi*f*c)
u know f then u can get C

or in hspice manual there is anonther way to polt Cv curve of search there

khouly
 

Re: Questions on CDR

it is right to use .ac inhspice to simulate the cap
i have done it
you could also use .tran to simulate
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top