Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Digital Projects for First Grade EE

Status
Not open for further replies.

sourour

Junior Member level 3
Joined
Oct 7, 2004
Messages
28
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Activity points
279
Please if any one is aware of a good website that provides experiments and projects that are suitable for students in the first year EE Dept. The projects can use logic gates, flip flops, shift registers, counters, decoders, multiplexers, 7 segments and any combinational or sequential digital IC's. The most important this is that the project be interesting to the students.

Thanks
 


I was thinking of building a digital clock using descrete ICs....The featured that I was planning to Incorporate were....

1. Alarm / Snooze by pressing any key,
2. Auto increments of digits when you press key to set the clock time /alarm time
3. prevent the hours from crossing over when there is a transition from 59 - 00 while setting the time /alarm.( Most textbook circuits don't have this feature)
4. 12/ 24 h switchover.
5. multiplexed 7 segments to save power.
6. display turns off when the mains drops and the oscillator and counters run on battries.
7. Keep a switch which shall show 7 segment display for the duration of key press when mains are off....

There were just a few of my ideas... If you find them facinationg....try them....
 

in my opinion .. u better go for integrated rather than discrete .. u can write HDL for FPGA .. and download ur design to any of Xilinx boards with proper peripherals .. there are many FPGA boards with 7-segment displays .. or even LCDs (which is better anyhow) ..

All what u need to do is couple of nested if statements .. and maybe u can download the LCD driver from the internet .. I myself carried out a similar student project long ago .. it was indeed one of the best i have done to learn HDL and FPGA ..
 

It is not the clock....but the desgn I am intrested in. The design shall give a terribley lot of insight.
 

The book (Art of Electronics) includes piles of good feasible projects for 1st year of EE .. the book is downloadable from this link :



it's djvu format .. if u need the PDF, I do have it and I can post it ..
 

Yes... I could not get a grip on the djvu things....

Please post the pdf format for me....

Thank You.
 

A digital clock using low power CMOS 74XX series logic and some other things like LEDS, 7 segment displays etc (got pretty much everything from TI), is what I did my first year. Built it pretty much by every single chip. Ofcourse you could just get 0f 60 and of 24 counters because you would be using a ton of JK flip flops! But the more chips it has, the cooler it looks :)

The displays connected though a ribbon cable/header and there wasseveral of these ports so you could have multiple displays. There was a traditional binary time display using standard leds, another was the 7 segment one. and my favorite was the "alien display" Its the same as the 7 segment display, but you put hex inverters on the outputs of the 7 segment decoders. So the times is actually displayed by the leds that are off. It looks pretty cool!

Another cool thing you could do is add in an alarm

It can run off a 9v battery, but it wont last too long if you have several displays and if you build it JK by JK, so I recommednd you get a wall wart that out puts 12-9v or design in your own power supply.
 

Need code for snooze function

Hi,
I need verilog code for a snooze function in an alarm clock and snooze time of around 5-6 minutes (it may vary).
Thanks in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top