Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PAR or CTS which one first

Status
Not open for further replies.
R

rogger123

Advanced Member level 4
Joined
Apr 9, 2003
Messages
112
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
1,232
hi,
can someone discuss the advantages/disadvantages of doing CTS first and then PAR or vice versa.
consider the case of general asic flow (not full custom)
if its tool dependant.. consider gates to placed gates flow (DC/PC)
first encounter for PAR and CTS.

rgds
rogger
 

Hi
You should always do P&R first then only you can know the exact location of your FFs and then port this information to CTS tool.
 

Please do CTS separately and include netlist (clock tree) for PAR.
 

now they are mixed in physical compiler, yes ,the turn is difficult to choose
 

1. Place (Either in Astro or Physical compiler)
2. CTS
3. Route
 

my advice to do PAR first. then u will get exact placement of cell , ff information. then u do CTS and routing , if u get vilation then backanatution it and goto PAR again . do mix the flow.
enjoy
 

PAR means place and route.

the sequence should be place -> CTS or fishbone -> route.
I don't know how to generate clock tree without flip-flop infomation before place.
 

PLACE should be first, then CTS, then route.

because only place is done, CTS can know the DFF'S placement and

begin to generate clock tree.






rogger123 said:
hi,
can someone discuss the advantages/disadvantages of doing CTS first and then PAR or vice versa.
consider the case of general asic flow (not full custom)
if its tool dependant.. consider gates to placed gates flow (DC/PC)
first encounter for PAR and CTS.

rgds
rogger
Click to expand...
 

step 1. pre-place
step 2. clock tree insertion
setp 3 detail p&R
 

can anybody explain what's fishbone?
thanks!
 

fishbone is one kind of clock tree
i agree on this flow :1 globle place & route
2. CTS
3.detail place & route
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top