Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

When does DC optimize the addera operator?

Status
Not open for further replies.
5

5life

Junior Member level 1
Joined
Mar 5, 2004
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
158
We know that the adder is inferred by elaborate command .

And I wonder when the adder's optimization based on the design constraints performs , elaborate or compile process?
 

The architecture of the adder depends on the timing/area constraints applied. THe architecture will be selected (say ripple carry or CLA or CSA or Brent Kung.... from DW foundation library) during compile command.

Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top