Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

parameterized datapath logic cell design

Status
Not open for further replies.
T

Tartakovsky

Newbie level 4
Joined
Mar 30, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
i'm trying to make a parameterized carry save adder and an array multiplier (among other things) using MAX+PLUS II and verilog HDL. However my code so far hasn't worked. Can anyone help me please? Some code example will be really helpful
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top