Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design the PLL with XOR gate PD in simulink

Status
Not open for further replies.
K

kramper

Newbie level 3
Joined
Mar 24, 2017
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
Hi,
I would like to know how to design the PLL with XOR gate PD in simulink.
Attached is my simulation block. At high input frequency (ex:30MHz) the system is locked, however at lower frequency (ex:100Hz), the system is not locked. Is there any mistake in my model? can someone give advice on this. Thanks

XOR PD.png
 

Hi schmitt trigger,
The loop filter is PI (proportional integral) type. The transfer function of the LP is (33.2s^3+266.16s^2+517.88s+742.6)/s^3
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top