Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

connection between DRC, LVS and timing

Status
Not open for further replies.

shweta.bphc

Newbie level 5
Joined
Feb 26, 2017
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
67
Hi,

I would like to know if fixing DRC and LVS impacts timing in any way. Is there a chance that it might degrade setup/hold timing?How exactly they are related?
 

It may impact timing. Suppose you have open net (not fully routed) - it is LVS error. So, the parasitics (especially resistance) of this wire will be inaccurate, so the timing will be wrong.

DRC errors - space between wires (or cells) or not enough metal density or other violations - all of these may impact RC of the wires - impact timing.
 

Hi,

I would like to know if fixing DRC and LVS impacts timing in any way. Is there a chance that it might degrade setup/hold timing?How exactly they are related?

One could argue that measuring timing doesn't make any sense if it is not DRC clean.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top