Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why PLDRO can be designed only by SPLD method?

Status
Not open for further replies.
A

afz23

Full Member level 3
Joined
Nov 30, 2007
Messages
183
Helped
15
Reputation
30
Reaction score
14
Trophy points
1,298
Location
Bangalore
Activity points
2,758
I am looking for a design to implement Phase locked DRO or PLDRO.

During literature survey, I find the only way to implement this is by using a SRD comb generator
and a phase detector to phase lock the Vt-DRO,it requires a sweep circuit too(sampling phase
locked detector,SPLD),which makes it too complicated.(Vt-DRO stands for voltage tunable DRO)

Why can't we use a PFD chip instead to phase lock Vt-DRO?like its done for VCO.It will
make things simpler,no need to use sweep circuit etc.

What is the technical difficulty ,can some one explain?
 

the DRO is pretty stable, so there is really no reason to need a sweep lock circuit. With the proper type of phase/frequency detector, it will lock up just fine.

also, yes of course it can be phase locked with ANY pll chip. just realize the tuning range is not very big on the oscillator.
 

biff44 said:
the DRO is pretty stable, so there is really no reason to need a sweep lock circuit. With the proper type of phase/frequency detector, it will lock up just fine.

also, yes of course it can be phase locked with ANY pll chip. just realize the tuning range is not very big on the oscillator.
Click to expand...

What I understand from the literature survey,is that a desired frequency is injected in DRO,to make it resonate and oscillate at the frequency,called "injection locking".

But,otherwise,VCOs are made to oscillate at the desired frequency by sweeping control voltage,when VCO and reference signal are phase locked.
Here all comparison is done at much lower frequency,no need to generate the actual frequency by SRD as its done in PLDRO.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top