+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 4
    Points: 67, Level: 1

    Join Date
    Mar 2017
    Posts
    5
    Helped
    0 / 0
    Points
    67
    Level
    1

    Oversampling clock and data recovery for SerDes communication

    Dear Friends, I am newbie to hardware design. I have a task to design a burst mode CDR. Typically it should have very fast frequency acquisition time.
    In my system, I have a 8 phase clock input. I am sampling my data with this clock. Now I am searching for an algorithm to detect the phase at the mid point of the data (thereby locks in no time). I think I should need a phase selector which is driven by this algorithm.
    There are papers in the web related to the topic. But being new to this field some tips and examples would be very helpful.

    •   Alt15th March 2017, 16:48

      advertising

        
       

  2. #2
    Newbie level 4
    Points: 67, Level: 1

    Join Date
    Mar 2017
    Posts
    5
    Helped
    0 / 0
    Points
    67
    Level
    1

    Re: Oversampling clock and data recovery for SerDes communication

    Here are some updates.. Typically one needs an odd phase clock for this task if you aim for all digital design. An oversampling CDR would be a good option. Among the oversampling algorithms available, the one which has no FIFO is more hardware efficient and fast. However the design is bit more challenging. Still I could not ***** the algo. Especially how to realize it in hardware. In case you have some input, you are most welcome.



--[[ ]]--