Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved]: MASH 1-1-1 ( sigma delta modulator) Verilog A model

Status
Not open for further replies.
N

NikosTS

Advanced Member level 4
Joined
Jan 30, 2017
Messages
119
Helped
1
Reputation
2
Reaction score
2
Trophy points
18
Activity points
1,054
Hello all,

I want to design a model of a MASH 1-1-1 ( 3rd order sigma delta modulator) in Verilog A.
I am new to VerilogA and i am having trouble designing it, especially the delays of the error cancellation network.
Any help will be greatly appreciated.

Thank you in advance
 

Re: MASH 1-1-1 ( sigma delta modulator) Verilog A model

If you use Cadence dfII, you can find samples in $CDS_TOP_DIR/IC/tools/dfII/samples/artist/pllMMLib.

BTW, I don't use them since I can writer more good models by myself.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top