Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to setup bias for nwell?

Status
Not open for further replies.

hg81

Newbie level 3
Joined
Feb 26, 2017
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
31
How to setup bias for nwell ?

Please help me to find out how to setup the bias for nwell in P+ pinned nwell.

P+ layer and PSUB are all connected to GND? but how to connect nwell?

Please give me any ideas you will suggest.

Many thanks
 

Re: How to setup bias for nwell ?

Occasionally you will see NWell actively driven (for
example, in stacked / cascode circuits where a Vdd-
tied well would produce too much body-effect increase
in local effective VT). Often tied to the source in this
case. The excess capacitance, leakage, noise may be
issues depending on the circuit & layout; tradeoffs
against the VT improvement (or not-worsening).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top