Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS fabrication - why do we use a p+ substrate trap and n+ well trap ?

Status
Not open for further replies.

94d33m

Junior Member level 2
Joined
Oct 30, 2016
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
155
I have tried searching google about this, and Im surprised to see no matching results on this trap thingy...
 

Re: CMOS fabrication - why do we use a p+ substrate tap and n+ well tap ?

Silicon substrate and well themselves in fact are relatively highly doped material, but for a good (low-ohmic) contact to metal you want it even higher doped - that's why these Si-Metal contact regions get additional high(+) implant doses.

BTW: These contacts are called tap, not trap - think of a water tap! Traps are for mice :wink:
 
I think "tap" - a region where metal interconnects (metals / contacts) are brought in electrical contact with wells and substrate - includes both active (diffusion, OD, moat,...) mask and n+ or p+ mask.
This forms a highly dopes silicon regions right under the contacts (or under silicide - a metal-like material formed on the top of silicon), enabling an efficient tunneling through the Schottky contact, and hence providing a low-resistive, Ohmic contact.

"Ohmic contact" is an idealization meaning that the voltage applied to the metal is "transferred" directly to semiconductor region (a quasi-Fermi potential) without any voltage loss (no voltage drop) at the interface.

Max
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top