Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Q] DSP & MCU DFT method?

Status
Not open for further replies.
F

FLEXcertifydll

Full Member level 4
Joined
Sep 4, 2003
Messages
193
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,081
I am confused about the DFT method in DSP or MCU/CPU design. In mod CPU design, employ custom design method. There is no standard clock, in GHz design.
There are just many phase signal as traditional clcok.
Anyone know this?
 

what is phase signal ?
 

The clock is not always on. Just give the posedge or negedge of the clock in some conditions. I know they will emply functional pattern, or BIST to running test.
Another, how to do DFT IN FPGA chip. Before vendor shipping the chip, chip test should be done. We can make scan chain in FPGA? I don't think so.
I want to know detail about this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top