Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

simulating cic ipcore

Status
Not open for further replies.
D

dipin

Full Member level 4
Joined
Jul 16, 2014
Messages
223
Helped
14
Reputation
28
Reaction score
14
Trophy points
18
Activity points
1,731
hi,

i just designed a cic filter and got out put. now i need to cross check the output with ip core output in quartus 16.0 lite edition.

but when i try to simulate the generated ip core using a test bench...its showing error..

Error (10149): Verilog HDL Declaration error at alt_cic_core.sv(37): identifier "line_length" is already declared in the present scope
Error (10149): Verilog HDL Declaration error at alt_cic_core.sv(37): identifier "bytes" is already declared in the present scope
Error (10170): Verilog HDL syntax error at alt_cic_core.sv(37) near text: ")"; expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at http://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Click to expand...

the alt_cic_core is a quartus generated file.. so is it possible to simulate an ip core???

when i checked online..they are saying that ""its not possible to simulate hdl files in ip core..they are synthesize only...""
is it possible ,,can anybody tell me what iam missing:(
in xilinx its possible..because i done it before .....

thanks and regards
 

alt_cic_core.sv is an encrypted file used for synthesis only and can be simulated. The simulation need to use the dedicated simulation model generated along with the synthesizable core.
 

FvM said:
alt_cic_core.sv is an encrypted file used for synthesis only and can be simulated. The simulation need to use the dedicated simulation model generated along with the synthesizable core.
Click to expand...
thanks for the replay fvm,

i ticked the generate simulation model during the ip generation....then there is a folder called simulation. but both the files are same.. i mean files in synthesize & simulation folder are same. can you please give some more information about this ....thanks very much in advance.
i just simulated the files in simulation folder which is throwing same error :(

regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top