Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] dont use attribute problem for libs in icc

Status
Not open for further replies.

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
Hi

I have synthesized a rtl using lvt and hvt cells.I dumped out netlist and when taking in to pnr tool ,i got errors saying the hvt cells are marked dont use.

so my physical data is not coming.i am unable to change the attribute also,again it is saying they are dont use cells.

remove attribute is also not working.how to fix this issue.

here is the error

1) Warning: The 'XOR2X1_HVT' cell in the 'saed32hvt_ss0p95vn40c' technology library does not
have corresponding physical cell description. (PSYN-024)

2) Compiling source file /home/training/my_pnr/counter_pnr/counter_syn.v
Warning: Cell 'DFFARX1_HVT.CEL' is created for undefined module 'DFFARX1_HVT'. (MWNL-294)
Warning: Cell 'INVX0_HVT.CEL' is created for undefined module 'INVX0_HVT'. (MWNL-294)
Warning: Cell 'NAND4X0_HVT.CEL' is created for undefined module 'NAND4X0_HVT'. (MWNL-294)
Warning: Cell 'NAND2X0_HVT.CEL' is created for undefined module 'NAND2X0_HVT'. (MWNL-294)
Warning: Cell 'OA21X1_HVT.CEL' is created for undefined module 'OA21X1_HVT'. (MWNL-294)
Warning: Cell 'NAND3X0_HVT.CEL' is created for undefined module 'NAND3X0_HVT'. (MWNL-294)
Warning: Cell 'OA221X1_HVT.CEL' is created for undefined module 'OA221X1_HVT'. (MWNL-294)
Warning: Cell 'AO22X1_HVT.CEL' is created for undefined module 'AO22X1_HVT'. (MWNL-294)
Warning: Cell 'HADDX1_HVT.CEL' is created for undefined module 'HADDX1_HVT'. (MWNL-294)

***** Pass 2 Complete *****

***** Verilog HDL translation completed! *****
------ Verilog Black Box Summary ------
9 black boxes found. Use -verbose option for detail information.
 

why do you think this is a dont_use issue? sounds like a lib is missing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top