Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For a single transistor you need its gate-to-drain overlap area and the thickness of the gate oxide tox in between. Then use the usual formula for a physical capacitance: C = εε0*area/tox . For rather small areas, additionally consider (estimate) its stray capacitance.
For a transistor embedded in a circuit, this Cgd can be larger, depending on the circuit configuration.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
